

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

2816  
JLW


Applicant: James D. Collier et al.

Title: INTEGRATED CIRCUIT

Docket No.: 491.039US1

Filed: April 3, 2000

Examiner: Tuan T. Lam



Serial No.: 09/541,857

Due Date: N/A

Group Art Unit: 2816

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

- A return postcard.  
 COMMUNICATION REGARDING FILING OF PRIORITY DOCUMENT (1 pg.).  
 Certified copy of Great Britain Patent Application No.: 9721082.7 (23 pgs.).

If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Customer Number 21186

By: Ann M. McCrackin  
Atty: Ann M. McCrackin  
Reg. No. 42,858

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 24th day of August, 2004.

PATRICIA A. HULTMAN

Name

Signature

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
(GENERAL)

THIS PAGE BLANK (USPTO)

O 115 JCLAS  
AUG 30 2004  
PATENT AND TRADEMARK OFFICE

S/N 09/541,857

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: James D. Collier et al.

Examiner: Tuan Lam

Serial No.: 09/541,857

Group Art Unit: 2816

Filed: April 3, 2000

Docket: 491.039US1

Title: INTEGRATED CIRCUIT

COMMUNICATION REGARDING FILING OF  
PRIORITY DOCUMENT

Commissioner for Patents  
P.O.Box 1450  
Alexandria, VA 22313-1450

In accordance with the requirements for claiming right of priority under 35 U.S.C. 119, enclosed for filing in connection with the above-identified application is a certified copy of Applicant's prior application, Great Britain Patent Application No. 9721082.7, filed October 3, 1997.

Respectfully submitted,

JAMES D. COLLIER ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938  
Minneapolis, MN 55402  
(612) 349-9592

Date Aug. 24, 2004

By

Ann M. McCrackin

Ann M McCrackin


Reg. No. 42,858

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this 24th day of August, 2004.

PATRICIA A. HULTMAN

Name

Signature



*THIS PAGE BLANK (USPTO)*



INVESTOR IN PEOPLE

**CERTIFIED COPY OF  
PRIORITY DOCUMENT**

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation and Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein together with the Statement of inventorship and of right to grant of a Patent (Form 7/77), which was subsequently filed.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 5 August 2004

*THIS PAGE BLANK (USPTO)*

Patents Form 1/77  
Patents Act 1977  
(Rule 16)



The  
Patent  
Office

06 OCT 97 E307836-1 D02917  
P01/7700 25.00 - 9721082.7

## Request for grant of a patent

The Patent Office  
Cardiff Road  
Newport  
Gwent NP9 1RH

1. Your reference

5172301/KB

2. Patent Application Number

03 OCT 1997

9721082.7

3. Full name, address and postcode of the or of each applicant (*underline all surnames*)

**Cambridge Consultants Limited**  
Science Park  
Milton Road  
Cambridge CB4 4DW

Patents ADP number (*if known*)

361618001

If the applicant is a corporate body, give the  
country/state of its incorporation

Country: ENGLAND  
State:

4. Title of the invention

INTEGRATED CIRCUIT

5. Name of agent

Beresford & Co

"Address for Service" in the United Kingdom  
to which all correspondence should be sent

2/5 Warwick Court  
High Holborn  
London WC1R 5DJ

Patents ADP number

1826001

6. Priority details

Country

Priority application number

Date of filing

**Patents Form 1/77**

7. If this application is divided or otherwise derived from an earlier UK application give details

Number of earlier of application

Date of filing

8. Is a statement of inventorship and or right to grant of a patent required in support of this request?

YES

9. Enter the number of sheets for any of the following items you are filing with this form.

0 Continuation sheets of this form

19 Description

7 Claim(s)

1 Abstract

7 Drawing(s)

*DR*

10. If you are also filing any of the following, state how many against each item.

0 Priority documents

0 Translations of priority documents


0 Statement of inventorship and  
right to grant of a patent (*Patents form 7/77*)

0 Request for preliminary examination  
and search (*Patents Form 9/77*)

0 Request for Substantive Examination  
(*Patents Form 10/77*)

11. I/We request the grant of a patent on the basis of this application

Signature

  
BERESFORD & Co

Date

3 October 1997

12. Name and daytime telephone number of  
person to contact in the United Kingdom

BERESFORD; Keith Denis Lewis

Tel: 0171-831-2290

INTEGRATED CIRCUIT

The present invention relates to a semiconductor integrated circuit and more particularly to a CMOS or 5 similar type of circuit when used in a frequency divider circuit ("pre-scaler").

In many high frequency radio receivers a synthesiser and a voltage controlled oscillator are required to 10 generate the local carrier signal that is used to perform a first demodulation of the received high frequency radio signal. However, the synthesiser is generally unable to take the high frequency carrier signal directly as an input. Therefore a pre-scaler must be used to divide the 15 carrier frequency down to a frequency that can be accepted by the synthesiser. A pre-scaler circuit generally comprises a number of divide by 2 circuits and some control logic to provide, for example, a divide by 16 or 17 circuit. Each divide by 2 circuit generally 20 comprises a pair of latch circuits connected in a master slave configuration.

In a conventional CMOS latch circuit capable of lower frequency operation, a signal on the data input is passed through to the output while the clock signal is 25 high. When the clock signal goes low the latch maintains the same output until the clock signal goes high again, when a new data value is allowed through. The

conventional CMOS latch comprises two inverters connected in series and two transmission gates. The data input of the latch is connected to the input of the first inverter through one of the transmission gates. The 5 output of the second inverter (which is also the output of the latch) is fed back to the input of the first inverter through the other transmission gate. To prevent the feedback and the data input interfering with each other, the two transmission gates are driven by antiphase 10 clock signals such that when one is open the other is closed.

The maximum frequency at which the latch can be clocked depends on the speed at which the transmission gates can open and close, and of course the propagation 15 delay through the inverters. The CMOS transmission gates require to be driven with clock signals having substantially the full swing of the power supply voltage between states. The maximum operating frequency of a CMOS latch is therefore in practice much lower than that 20 of a latch constructed in a suitable high frequency bipolar technology such as ECL. Furthermore, CMOS circuits consume a lot of power at high frequencies, therefore, when high speed pre-scalers are required 25 bipolar technology is invariably used, whereas for low speed digital devices CMOS or other MOS technology is often preferred. In applications where both high speed and low speed digital functions are required, it is

therefore commonly necessary to employ two separate chips, one using CMOS technology for performing the low speed digital functions and the other using bipolar technology for performing high speed digital and analogue functions. The need for two separate chips increases the cost and size of the final product. Alternatively, a more complex and expensive IC process which supports both bipolar and CMOS transistors could be used.

According to one aspect, the present invention provides a frequency divider circuit comprising a number of amplifier stages connected in series with the output of a terminating amplifier stage connected to the input of a preliminary amplifier stage and modulating means responsive to an input signal to be frequency divided, for modulating the propagation delay through each of the amplifier stages such that when the propagation delay through one set of amplifier stages increases, the propagation delay through the other amplifier stages decreases.

The present invention also provides a semiconductor latch comprising: a data input, a data output, a clock input, two inverters connected in a memory arrangement with the output of one connected to the input of the other and input means connected to the memory arrangement for writing new data applied to the data input into said memory arrangement, independence upon a clock signal applied to said clock input, characterised in that the

latch comprises varying means for varying the time taken for new data to be written into said memory arrangement.

The present invention also provides a method of frequency division using a number of amplifier stages connected in series with the output of the last amplifier stage connected to the input of the first amplifier stage, the method comprising: modulating the propagation delay through each of the amplifier stages such that when the propagation delay through a given group of amplifiers stages increases, the propagation through another group of amplifier stages decreases.

The frequency divider or latch circuit embodying the present invention can be used in many applications. For example, it can be used to generate a local carrier in a radio receiver circuit.

Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings in which:

Figure 1a shows a latch circuit according to a first embodiment of the present invention;

Figure 1b shows a logic equivalent circuit of the latch circuit shown in Figure 1a;

Figure 2 shows two of the latches shown in Figure 1a cascaded together and connected to form a divide by 2 frequency divider;

Figure 3 is a generalised equivalent circuit of the

frequency divider shown in Figure 2, with each latch being represented by a differential amplifier with hysteresis and a modulation block;

Figure 4 shows a frequency divider circuit according  
5 to a second embodiment of the present invention;

Figure 5 schematically shows the input/output relationship of the differential amplifiers with hysteresis used in the second embodiment;

Figure 6 shows a second embodiment of a latch  
10 circuit that may be employed in the frequency divider circuit shown in Figure 4;

Figure 7a is a circuit diagram that demonstrates how the latch circuit shown in Figure 1a can be modified to provide additional logic functions;

15 Figure 7b shows a logic equivalent circuit of the latch circuit shown in Figure 7a;

Figure 8 is a circuit diagram showing a divide by four/five circuit using latch circuits according to embodiments of the present invention;

20 Figure 9 shows a simplex frequency modulated radio transmitter and receiver for digital data of relatively low bit rate, according to an embodiment of the present invention.

25 Figure 1a shows a latch circuit generally indicated by reference numeral 10, according to an embodiment of the present invention and Figure 1b shows a logic

equivalent circuit thereof. The latch has clock inputs CLK, a data input D, a complementary data input DB, a data output Q and a complementary data output QB. In the present description and drawings, the suffix "B" is used 5 throughout to indicate the complement of a given logic signal such that when  $Q = 0$ ,  $QB = 1$  and vice versa.

In the circuit of Figure 1a, p-channel MOS transistor P1 and n-channel MOS transistor N1 form a first CMOS inverter 1 with input Q and output QB and p-10 channel transistor P2 and n-channel transistor N2 form a second inverter 3 with input QB and output Q. The two inverters 1 and 3 are connected in an arrangement similar to a standard static memory cell, with the output of one connected to the input of the other, as shown in Figure 15 1b. This is in contrast to the more typical CMOS latch using transmission gates, described above. The circuit also comprises two pairs of n-channel transistors connected in series (N3 and N5; N4 and N6) each of which performs a NAND type function having inputs D and CLK, 20 and DB and CLK respectively, and outputs QB and Q respectively. These two NAND type circuits are represented by NAND gates 5 and 7 in the logic equivalent circuit shown in Figure 1b, and will be referred to hereinafter as NAND gates 5 and 7. However, as those 25 skilled in the art will appreciate, these circuits do not form complete CMOS NAND gates.

In operation, provided CLK remains low, the positive

feedback connection between inverters 1 and 3 maintains the latch in whatever is its present state ( $Q$  low/ $QB$  high) or  $Q$  high/ $QB$  low). When  $CLK$  goes high, however, the state of the latch can be changed, depending on the 5 data inputs  $D/DB$ . For example, if a logic high is on  $QB$  and a logic high is applied to  $CLK$  while  $D$  is high, then  $QB$  is forced to a logic low. Similarly, if a logic high is on  $Q$  and a logic high is applied to  $CLK$  while  $DB$  is high, then  $Q$  is forced to a logic low. When  $CLK$  goes low 10 again, the new state is preserved.

The n-channel transistors  $N1$  and  $N2$  of the two inverters 1 and 3 are made "weaker" than the transistors in the corresponding NAND gate 7 and 5 that drives them, so that the logic level within the memory cell arrangement can be overwritten. This is achieved in the 15 present embodiment by reducing the width to length ratio (aspect ratio) of the transistors  $N1$  and  $N2$  compared to the aspect ratio of transistors  $N3$ ,  $N5$  and  $N4$ ,  $N6$ . Table 1 below lists suitable dimensions for each of the 20 transistors shown in Figure 1A, in  $0.7 \mu m$  and  $0.5 \mu m$  processes as alternatives. The transistors  $N3$ ,  $N4$  responsive to the clock signal  $CLK$  are made particularly "strong".

Table 1

Transistor	Width : Length (0.7 $\mu\text{m}$ Process)	Width : Length (0.5 $\mu\text{m}$ Process)
P1	6 : 1	8 : 0.5
P2	6 : 1	8 : 0.5
N1	2.2 : 0.7	2.2 : 0.5
N2	2.2 : 0.7	2.2 : 0.5
N3	32 : 0.7	32 : 0.5
N4	32 : 0.7	32 : 0.5
N5	6 : 0.7	8 : 0.5
N6	6 : 0.7	8 : 0.5

5  
10

The propagation delay through the latch 10 is dependent upon the time taken to force either Q or QB into a logic low after D/DB changes. If an analogue signal is applied to CLK instead of a logic signal, transistors N3 and N4 are not necessarily fully open or fully closed, but act as variable resistances, the values of which fluctuate in response to the clock signal (CLK). As a result of this fluctuating resistance, the time taken to force the latch 10 into each different state is modulated and so the propagation delay through the latch 10 is modulated.

The inventors have found that by utilising the delay modulation effect of this type of latch, a pre-scaler circuit can be made which is capable of operating at much higher frequencies than those currently available in 5 current CMOS technology. In particular, by applying an oscillating signal to the CLK input, the propagation delay can be modulated successfully even at a frequency which is far too high for normal "digital" operation of the latch.

10 Figure 2 shows two such latch circuits 10a and 10b connected together to form a divide by 2 frequency divider. The Q and QB outputs of the first latch 10a are connected to the D and DB inputs respectively of the second latch 10b, and the Q and QB outputs of the second 15 latch 10b are connected to the DB and D inputs respectively of the first latch 10a. The input signal (IN) whose frequency is to be divided is applied to the clock input CLK of the first latch 10a, and an antiphase version (INB) of the input signal to be divided is 20 applied to the clock input CLK of the second latch 10b. The signals IN and INB oscillate with a certain amplitude about a voltage midway between logic high and low levels.

Connected in this manner, the circuit acts as a ring oscillator and a chain of logic high and logic lows 25 propagate round. The rate at which the logic high and logic lows propagate depends upon the propagation delay through each latch 10a and 10b. If the delay through

latch 10a is  $T_1$  and the delay through latch 10b is  $T_2$ , then the oscillation frequency =  $1/(T_1 + T_2)$ .

If the delays  $T_1$  and  $T_2$  are made to vary cyclically, with frequency  $f_{in}$ , about a value of  $1/f_{in}$ , (i.e.  $1/f_{in} < 5 T_1$  and  $T_2 < 1/f_{in}$ ) such that  $T_1$  increases when  $T_2$  decreases and vice versa, then the logic highs and lows can only propagate round the circuit with a delay of  $2/f_{in}$ . Any signal that tries to propagate round the circuit any faster or slower than this will automatically be slowed down or speeded up, as the case may be, due to the alternating delay values. In this way, the circuit becomes an oscillator locked at frequency  $f_{in}/2$ , and thereby forms a frequency divider, since  $f_{in}$  is the frequency of the input signal IN/INB. When viewed in 15 this way, the operation of the circuit can be likened to a so-called parametric amplifier.

The inventors have established that by performing the frequency division operation in this manner, a CMOS pre-scaler circuit can operate at frequencies ( $f_{in}$ ) up to 20 about 600 MHz, using only a conventional 0.7  $\mu m$  CMOS process. The ability to operate at these frequencies permits the integration of more functions on a single chip.

To explain how the frequency divider shown in Figure 25 2 operates at a different level, it is useful to consider each latch 10a and 10b as being a differential amplifier

with hysteresis having a modulation input that can be used to vary the propagation delay through the amplifier. In this embodiment, the modulation input amplitude modulates the inputs applied to the amplifiers, while the 5 hysteresis remains constant.

Figure 3 is an equivalent circuit diagram of the frequency divider shown in Figure 2 with each latch 10a and 10b being represented by a differential amplifier with hysteresis 30a and 30b and a modulation block 33a 10 and 33b as described above. Modulation block 33a is driven by the input signal (IN) to be divided and modulation block 33b is driven by the inverse (INB) of the input signal to be divided.

As mentioned above, the modulation blocks 33a and 15 33b act as means for varying the propagation delay of each amplifier, which is achieved in this embodiment by varying the resistance of clock transistors N3/N4 in series with input transistors N5/N6, effectively varying the strength of connection from one amplifier to the 20 other. If the strength of the connection is reduced between amplifier 30a and amplifier 30b then it will take longer for the signal to propagate through the amplifier 30b. On the other hand, if the strength of connection is increased between amplifier 30a and amplifier 30b then 25 it will take less time for the signal to propagate through the amplifier 30b. Similarly, the propagation delay through amplifier 30a can be varied by changing the

strength of connection between amplifier 30b and amplifier 30a. In this way, delay  $T_1$  and  $T_2$  can be changed by varying the strength of the connection between the two amplifiers.

5 After generalising the circuit shown in Figure 2 to the equivalent circuit shown in Figure 3, it will be seen that the same modulation effect can be achieved in other ways, for example by modulating the hysteresis of the amplifiers directly as illustrated in Figures 4 and 5.

10 Figure 4 schematically shows the differential amplifiers with hysteresis connected in series and having output Q of the second amplifier 40b connected to the DB input of the first amplifier 40a, and output QB connected to the D input of the first amplifier. The input signal 15 IN is applied to the first amplifier 40a for varying the hysteresis thereof and complementary input signal INB is applied to the second amplifier 40b for varying the hysteresis thereof.

20 Figure 5 schematically shows the input/output characteristic of each amplifier 40a and 40b shown in Figure 4 including hysteresis. The overall negative feedback (due to the coupling from the Q output of the second stage to the DB input of the first) overcomes the positive feedback necessary to create hysteresis of each 25 latch. The effect of this is such that by changing the hysteresis the effective propagation delays ( $T_1$  and  $T_2$ ) through the amplifiers change, while the strength of the

connections between the amplifiers remains constant. In particular, if delays  $T_1$  and  $T_2$  are made to vary cyclically, with frequency  $f_{in}$  about a value of  $1/f_{in}$ , (i.e.  $1/f_{in} < T_1$  and  $T_2 > 1/f_{in}$ ) such that when  $T_1$  increases  $T_2$  decreases and vice versa then, as in the first embodiment, the logic high and lows can only propagate around a circuit with frequency  $1/2f_{in}$ .

Figure 6 shows a latch circuit generally indicated by reference numeral 60 which may be used to form the amplifier shown in Figure 4, namely a latch circuit whose hysteresis can be varied. The latch 60 is similar to latch 10 shown in Figure 1a, but with the transistors N3', N4' placed in series with transistors N2' and N1' respectively, rather than in series with transistors N5' and N6' respectively.

As in the first embodiment, the propagation delay through the latch 60 is dependent upon the time taken to force either Q' or QB' into a logic low. Further, when a high frequency signal is applied to CLK, transistors N3' and N4' do not necessarily have time to become fully open or fully closed, but anyhow act as variable resistances, the values of which fluctuate in response to the input signal (CLK). As a result of this fluctuating resistance, the time taken to force the latch 60 into each different state is modulated and so the propagation delay through the latch 60 is modulated.

Therefore, in this embodiment the clock signal is effectively modulating the propagation delay by modulating the hysteresis of the latch circuits.

Figure 7a shows how the latch circuit shown in Figure 1a can be modified to include other logic functions (similar modifications could be made to the latch circuit shown in Figure 6). The same reference signs are used in Figure 1a so far as possible. In particular, Figure 7a comprises a P-channel MOS transistor P1 and N-channel MOS transistor N1 which form a first CMOS inverter 1 with input Q and output QB, and P-channel transistor P2 and N-channel transistor N2 which form a second inverter 3 with input QB and output Q. As in the latch circuit shown in Figure 1a, the two inverters 1 and 3 are connected in a standard static memory cell arrangement with the output of one connected to the input of the other, as shown in Figure 7b. The latch circuit also comprises transistors N3, N6A and N6B which together form a circuit that performs a three input NAND type function having inputs A B and CLK and output QB, and is represented by NAND gates 70 and 5 in Figure 7b. The circuit also comprises transistors N6A and N6B in parallel and transistor N4 connected in series with the parallel combination of transistors N6A and N6B. The parallel combination of transistors N6A and N6B forms a circuit that performs an OR type function and is represented by OR gate 71 in Figure 7b. The transistor

N4 and the above parallel combination together form a circuit that performs a NAND type function, and is represented by NAND gate 7 in Figure 7b.

The circuit shown in Figure 7a operates as follows.

5 When QB is high and inputs A, B and CLK are all high, then QB will be forced to a logic low. Similarly, when Q is high and either (i) input AB (complement of A) and CLK are high or (ii) input (complement of B) BB and CLK are high, then Q will be forced to a logic low. In other  
10 words, the output of the latch (Q) will be low unless both inputs A and B are high when CLK is high. Therefore, the latch circuit shown in Figure 7a effectively comprises a D-type latch whose Data input is a logical AND function of inputs A and B.

15 As those skilled in the art will appreciate, the addition of the extra logic circuitry will not affect the principle of operation of the latch circuit when employed in a frequency divider circuit. Therefore, the latch circuit can be employed in more complex counter circuits  
20 and still maintain the speed advantage over the known devices.

Figure 8 shows an example of a pre-scaler circuit that can perform a divide by four or divide by five operation. The circuit as shown comprises four latch circuits of the type shown in Figure 1a or Figure 6 (L2, L3, L4 and L6) and two latch circuits of the AND gate type shown in Figure 7a (L1 and L5). A control input

CTRL/CTRLB is connected to the B/BB input of latch L5. The circuit will divide by four when the CTRL is low and will divide by five when the CTRL is high and can operate at frequencies up to about 450MHz from 3V supplies and 5 up to 600 MHz at 5V, on a 0.7  $\mu$ m process. The principle of operation of the circuit is the same as that of the divide by two circuit shown in Figure 2, and will not be described again.

All of the latches L1 to L5 are clocked by the input 10 signal IN/INB whose frequency is to be divided. Alternatively, the counter circuit could comprise a plurality of divide by two circuits, like those shown in Figure 2, connected in series with the output of one divide by 2 circuit being applied to the clock input of 15 the next adjacent divide by two circuit. This has the advantage that later stages can be dimensioned for lower speed and lower current operation, but is limited to powers of two in the choice of division factors. By providing division factors of four and five ( $2^2$  and  $2^2 + 20 1$ ) with suitable control logic, any integer division factor greater than  $4 \times 5$  can be achieved.

Figure 9 shows an application for the novel frequency divider circuits in the form of a simplex frequency modulated (FM) radio transmitter and receiver 25 generally indicated by reference numeral 90, for digital data of relatively low bit rate. Applications of such a radio include mobile pagers, and also in future data

transmission for control and metering of utilities such as gas and electricity supplies. The general structure of the transmitter/receiver is of a form well-known to those skilled in the art and will not be described in depth.

Referring to Figure 9, when data is to be transmitted it is first modulated in modulation block 91 using a data modulating technique such as quadrature phase shift keying (QPSK) and then supplied to the input of a voltage controlled oscillator (VCO) 93. The output of the VCO 93 is a radio frequency (RF) signal modulated by the QPSK signal which is then amplified by a power amplifier 95 and broadcast from an antenna 97 via a transmit/receive control switch 99 and filter 101.

When data is to be received, RF input signals picked up by the antenna 97 are filtered in filter 101 to remove noise and passed to an RF amplifier 103 via the transmit/receive control switch 99. The amplified signals are then filtered again in a filter 105 to remove unwanted carrier signals that might result in "image signals" at an IF stage. A mixer 107 converts the RF input signals down to intermediate frequency (IF) signals by multiplying the incoming RF signals by a locally generated carrier signal. The IF signals at the output of the mixer 107 are then filtered again by a ceramic resonator or similar filter 109 which has a flat response over the required bandwidth and large attenuation either

side of the passband. The received data is then retrieved by demodulating the IF signal output from the ceramic filter 109 in a demodulation block 111.

Although it is very effective as a filter, the 5 centre frequency of the ceramic type filter 109 has a fixed value. It is not possible to vary this centre frequency in order to re-tune the radio to other carrier frequencies, and at the same time maintain the required attenuation on either side of the passband. The solution 10 to this problem is to ensure that the IF signals at the output of the mixer 107 are always centred at the same frequency. Therefore, to receive other modulated carriers, the local carrier signal applied to the mixer 107 must be variable to convert the desired RF signals 15 down to the fixed IF frequency.

This is conventionally achieved by using a voltage controlled oscillator (VCO) 93, a pre-scaler 113 and a digital frequency synthesiser 115 connected in the manner shown in Figure 5. The frequency of the output signal 20 from the VCO 93 is controlled by the input voltage thereto supplied by the synthesiser 115, while the synthesiser receives a version of the VCO output signal, frequency divided by the pre-scaler 113.

Frequency division is conventionally thought of as 25 a digital function and the maximum frequency the pre-scaler 113 can reduce depends on the digital circuit technology used. With RF input signals, bipolar

transistor technology is normally used which can operate at the high RF frequencies. However, when a low cost, low power CMOS chip is used for the synthesiser 115 (and perhaps also for the data decoding, processing and control operations of the receiver as a whole), this results in the need for a second chip for performing the frequency division, which increases the cost and size of the transmitter/receiver 90. In contrast, the pre-scaler 103 in the transmitter/receiver of Figure 9 uses the novel frequency divider described above. By this feature, every part of the simplex transmitter/receiver 90, with the possible exception of the analog filters, can be built into a single MOS integrated chip, thereby reducing the overall cost and size of the data transmitter/receiver 90. The mixer 107 can be implemented by MOSFET transistors also integrated on the same chip.

CLAIMS

1. A frequency divider circuit comprising:  
an even number of amplifier stages connected in  
5 series with the output of the last amplifier stage  
connected to the input of the first amplifier stage; and  
modulating means, responsive to an input signal to  
be frequency divided, for modulating the propagation  
delay through each of said amplifier stages, about the  
10 period of the input signal to be divided, such that when  
the propagation delay through the odd amplifier stage(s)  
increases, the propagation delay through the even  
amplifier stage(s) decreases.
- 15 2. A frequency divider circuit according to claim 1,  
wherein there are two amplifier stages connected in  
series.
- 20 3. A frequency divider circuit comprising a plurality  
of frequency divider circuits according to claim 1 or 2  
connected in series.
- 25 4. A frequency divider circuit according to claim 1,  
2. or 3, wherein each amplifier is a differential  
amplifier.
5. A frequency divider circuit according to any

preceding claim, wherein each amplifier stage comprises an amplifier with hysteresis.

6. A frequency divider circuit according to any  
5 preceding claim, wherein said modulating means varies the strength of connection between adjacent amplifier stages.

7. A frequency divider circuit according to claim 5,  
wherein said modulating means varies the hysteresis of  
10 each of said amplifier stages.

8. A frequency divider circuit according to any preceding claim, wherein said frequency divider circuit is a FET type semiconductor circuit.

15

9. A frequency divider circuit according to claim 8,  
integrated monolithically with complementary FET logic.

10. A frequency divider circuit according to claim 8,  
20 wherein said frequency divider circuit is a CMOS circuit integrated monolithically with CMOS logic circuitry in a standard CMOS process.

11. A frequency divider circuit according to any  
25 preceding claim, suitable for use where the frequency of the input signal to be divided is greater than 100 MHz.

12. A frequency divider circuit according to any preceding claim, further comprising logic means for providing dividing by ratios other than simple powers of two.

5

13. A frequency divider circuit according to any preceding claim, wherein each of said amplifier stages comprises a latch circuit having two inverters connected in a memory arrangement with the output of one connected 10 to the input of the other.

14. A semiconductor latch comprising:

a data input;  
a data output;  
15 a clock input;  
two inverters connected in a memory arrangement with the output of one connected to the input of the other; and

input means connected to said memory arrangement, 20 for writing new data applied to said data input into said memory arrangement, in dependence upon a clock signal applied to said clock input;

characterised in that  
- said latch comprises varying means for varying the 25 time taken for new data to be written into said memory arrangement.

15. A semiconductor latch according to claim 14, wherein said varying means varies the strength of connection between said input means and said memory arrangement.

5 16. A semiconductor latch according to claim 14, wherein said varying means varies the hysteresis of the memory arrangement.

10 17. A semiconductor latch according to claim 14, 15 or 16, wherein said latch is a FET type latch in an integrated circuit.

18. A semiconductor latch according to claim 17, wherein said latch is a CMOS latch in an integrated circuit.

15  
19. A semiconductor latch according to any of claims 13 to 18, wherein said varying means varies the time taken for new data to be written into said memory arrangement in response to a clock signal applied to said clock input.

20. A method of frequency division using an even number of amplifier stages connected in series with the output of the last amplifier stage connected to the input of the first amplifier stage, the method comprising:

modulating the propagation delay through each of said amplifier stages, about the period of the input

signal to be divided, such that when the propagation delay through odd-numbered amplifier stage(s) increases, the propagation delay through even-numbered amplifier stage(s) decreases.

5

21. A method according to claim 20, wherein each amplifier is a differential amplifier.

22. A method according to claim 20 or 21, wherein each  
10 amplifier stage used comprises an amplifier with hysteresis.

23. A method according to claim 20, 21 or 22, wherein  
said modulating step varies the strength of connection  
15 between adjacent amplifier stages.

24. A method according to claim 22, wherein said  
modulating step varies the hysteresis of each of said  
amplifier stages.

20

25. A method according to any of claims 20 to 24,  
wherein said amplifier stages comprise an FET type  
semiconductor integrated circuit.

25 26. A method according to claim 25, wherein said  
amplifier stages comprise a CMOS integrated circuit.

27. A method according to any of claims 20 to 26, wherein the frequency of the input signal to be divided is greater than 100 MHz.
- 5 28. A method according to any of claims 20-27, wherein said method also uses logic circuits for providing division by ratios other than simple powers of two.
- 10 29. A radio receiver comprising a frequency divider circuit according to any of claims 1 to 12 or utilising a method of frequency division according to any of claims 20 to 28.
- 15 30. A radio receiver comprising a latch circuit according to any of claims 13 to 19.
- 20 31. A frequency divider integrated circuit substantially as described herein with reference to the accompanying drawings.
32. A latch integrated circuit substantially as described herein with reference to the accompanying drawings.
- 25 33. A method of frequency division substantially as described herein with reference to the accompanying drawings.

34. A radio receiver substantially as described herein  
with reference to the accompanying drawings.

THIS PAGE BLANK (USPTO)

ABSTRACTINTEGRATED CIRCUIT

5       A frequency divider circuit is provided having an even number of amplifier stages connected in series with the output of the last amplifier stage connected to the input of the first amplifier stage; and modulating means responsive to an input signal to be frequency divided,  
10      for modulating the propagation delay through each of the amplifier stages about the period of the input signal to be divided, such that when propagation through the odd amplifier stages increases, the propagation through the even amplifier stages decreases. The frequency divider  
15      circuit can be used as a pre-scaler of a radio receiver circuit.

(Figure 3)

THIS PAGE BLANK (USPTO)

FIG. 1a





FIG. 1b



**THIS PAGE BLANK (USPTO)**





FIG. 3



THIS PAGE BLANK (USPTO)

FIG. 4




FIG. 5






FIG. 7b




THIS PAGE BLANK (USPTO)

FIG. 6




THIS PAGE BLANK (USPTO)

5 / 7




THIS PAGE BLANK (USPTO)



F/G. 8

THIS PAGE BLANK (USPTO)

FIG. 9



RF POWER AMPLIFIER

**THIS PAGE BLANK (USPTO)**